periph_conf.h File Reference

Configuration of CPU peripherals for the SLTB001A starter kit. More...

Detailed Description

Configuration of CPU peripherals for the SLTB001A starter kit.

Author
Hauke Petersen hauke.nosp@m..pet.nosp@m.ersen.nosp@m.@fu-.nosp@m.berli.nosp@m.n.de
Bas Stottelaar basst.nosp@m.otte.nosp@m.laar@.nosp@m.gmai.nosp@m.l.com

Definition in file periph_conf.h.

#include "cpu.h"
#include "periph_cpu.h"
#include "em_cmu.h"
+ Include dependency graph for periph_conf.h:
+ This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Clock configuration

#define CLOCK_HF   cmuSelect_HFXO
 
#define CLOCK_CORE_DIV   cmuClkDiv_1
 
#define CLOCK_LFA   cmuSelect_LFXO
 
#define CLOCK_LFB   cmuSelect_LFXO
 
#define CLOCK_LFE   cmuSelect_LFXO
 

ADC configuration

#define ADC_DEV_NUMOF   ARRAY_SIZE(adc_config)
 
#define ADC_NUMOF   ARRAY_SIZE(adc_channel_config)
 
static const adc_conf_t adc_config []
 
static const adc_chan_conf_t adc_channel_config []
 

I2C configuration

#define I2C_NUMOF   ARRAY_SIZE(i2c_config)
 
#define I2C_0_ISR   isr_i2c0
 
static const i2c_conf_t i2c_config []
 

RTT configuration

#define RTT_MAX_VALUE   (0xFFFFFFFF)
 
#define RTT_FREQUENCY   (1U)
 

SPI configuration

#define SPI_NUMOF   ARRAY_SIZE(spi_config)
 
static const spi_dev_t spi_config []
 

Timer configuration

The implementation uses two timers in cascade mode.

#define TIMER_NUMOF   ARRAY_SIZE(timer_config)
 
#define TIMER_0_ISR   isr_timer1
 
#define TIMER_1_ISR   isr_letimer0
 
static const timer_conf_t timer_config []
 

UART configuration

#define UART_NUMOF   ARRAY_SIZE(uart_config)
 
#define UART_0_ISR_RX   isr_usart0_rx
 
#define UART_1_ISR_RX   isr_leuart0
 
static const uart_conf_t uart_config []
 

Variable Documentation

◆ adc_channel_config

const adc_chan_conf_t adc_channel_config[]
static
Initial value:
= {
{
.dev = 0,
.input = adcPosSelTEMP,
.reference = adcRef1V25,
.acq_time = adcAcqTime8
},
{
.dev = 0,
.input = adcPosSelAVDD,
.reference = adcRef5V,
.acq_time = adcAcqTime8
}
}

Definition at line 72 of file periph_conf.h.

◆ adc_config

const adc_conf_t adc_config[]
static
Initial value:
= {
{
.dev = ADC0,
.cmu = cmuClock_ADC0,
}
}

Definition at line 65 of file periph_conf.h.

◆ i2c_config

const i2c_conf_t i2c_config[]
static
Initial value:
= {
{
.dev = I2C0,
.sda_pin = GPIO_PIN(PC, 10),
.scl_pin = GPIO_PIN(PC, 11),
.loc = I2C_ROUTELOC0_SDALOC_LOC15 |
I2C_ROUTELOC0_SCLLOC_LOC15,
.cmu = cmuClock_I2C0,
.irq = I2C0_IRQn,
}
}

Definition at line 95 of file periph_conf.h.

◆ spi_config

const spi_dev_t spi_config[]
static
Initial value:
= {
{
.dev = USART1,
.mosi_pin = GPIO_PIN(PC, 6),
.miso_pin = GPIO_PIN(PC, 7),
.clk_pin = GPIO_PIN(PC, 8),
.loc = USART_ROUTELOC0_RXLOC_LOC11 |
USART_ROUTELOC0_TXLOC_LOC11 |
USART_ROUTELOC0_CLKLOC_LOC11,
.cmu = cmuClock_USART1,
.irq = USART1_RX_IRQn
}
}

Definition at line 124 of file periph_conf.h.

◆ timer_config

const timer_conf_t timer_config[]
static
Initial value:
= {
{
.prescaler = {
.dev = TIMER0,
.cmu = cmuClock_TIMER0
},
.timer = {
.dev = TIMER1,
.cmu = cmuClock_TIMER1
},
.irq = TIMER1_IRQn,
.channel_numof = 3
},
{
.prescaler = {
.dev = NULL,
.cmu = cmuClock_LETIMER0
},
.timer = {
.dev = LETIMER0,
.cmu = cmuClock_LETIMER0
},
.irq = LETIMER0_IRQn,
.channel_numof = 2
}
}

Definition at line 147 of file periph_conf.h.

◆ uart_config

const uart_conf_t uart_config[]
static
Initial value:
= {
{
.dev = USART0,
.rx_pin = GPIO_PIN(PA, 1),
.tx_pin = GPIO_PIN(PA, 0),
.loc = USART_ROUTELOC0_RXLOC_LOC0 |
USART_ROUTELOC0_TXLOC_LOC0,
.cmu = cmuClock_USART0,
.irq = USART0_RX_IRQn
},
{
.dev = LEUART0,
.rx_pin = GPIO_PIN(PD, 11),
.tx_pin = GPIO_PIN(PD, 10),
.loc = LEUART_ROUTELOC0_RXLOC_LOC18 |
LEUART_ROUTELOC0_TXLOC_LOC18,
.cmu = cmuClock_LEUART0,
.irq = LEUART0_IRQn
}
}

Definition at line 183 of file periph_conf.h.

PD
@ PD
port D
Definition: periph_cpu_common.h:91
I2C_SPEED_NORMAL
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Definition: i2c.h:177
GPIO_PIN
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition: periph_cpu.h:35
PC
@ PC
port C
Definition: periph_cpu_common.h:90
PA
@ PA
port A
Definition: periph_cpu_common.h:88