cfg_clock_default_120.h File Reference

Default STM32F2/4/7 clock configuration for 120MHz boards. More...

Detailed Description

+ Include dependency graph for cfg_clock_default_120.h:

Go to the source code of this file.

Clock PLL settings (120MHz)

#define CONFIG_CLOCK_PLL_M   (4)
 
#define CONFIG_CLOCK_PLL_N   (60)
 
#define CONFIG_CLOCK_PLL_P   (2)
 
#define CONFIG_CLOCK_PLL_Q   (5)
 

Clock bus settings (APB1 and APB2)

#define CONFIG_CLOCK_APB1_DIV   (4) /* max 30MHz */
 
#define CONFIG_CLOCK_APB2_DIV   (2) /* max 60MHz */