periph_conf.h File Reference

Configuration of CPU peripherals for the Hamilton mote. More...

Detailed Description

Configuration of CPU peripherals for the Hamilton mote.

Author

Thomas Eichinger thoma.nosp@m.s.ei.nosp@m.ching.nosp@m.er@f.nosp@m.u-ber.nosp@m.lin..nosp@m.de

Hauke Petersen hauke.nosp@m..pet.nosp@m.ersen.nosp@m.@fu-.nosp@m.berli.nosp@m.n.de

Peter Kietzmann peter.nosp@m..kie.nosp@m.tzman.nosp@m.n@ha.nosp@m.w-ham.nosp@m.burg.nosp@m..de

Michael Andersen m.and.nosp@m.erse.nosp@m.n@ber.nosp@m.kele.nosp@m.y.edu

Hyung-Sin Kim hs.ki.nosp@m.m@be.nosp@m.rkele.nosp@m.y.ed.nosp@m.u

Definition in file periph_conf.h.

#include <stdint.h>
#include "cpu.h"
#include "periph_cpu.h"

Include dependency graph for periph_conf.h:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

External oscillator and clock configuration
There are three choices for selection of CORECLOCK: usage of the 48 MHz DFLL fed by external oscillator running at 32 kHz usage of the PLL fed by the internal 8MHz oscillator divided by 8 usage of the internal 8MHz oscillator directly, divided by N if needed The PLL option allows for the usage of a wider frequency range and a more stable clock with less jitter. This is why this option is default. The target frequency is computed from the PLL multiplier and the PLL divisor. Use the following formula to compute your values: CORECLOCK = ((PLL_MUL + 1) * 1MHz) / PLL_DIV NOTE: The PLL circuit does not run with less than 32MHz while the maximum PLL frequency is 96MHz. So PLL_MUL must be between 31 and 95! The internal Oscillator used directly can lead to a slightly better power efficiency to the cost of a less stable clock. Use this option when you know what you are doing! The actual core frequency is adjusted as follows: CORECLOCK = 8MHz / DIV NOTE: A core clock frequency below 1MHz is not recommended
#define	CLOCK_USE_PLL   (1)
#define	CLOCK_PLL_MUL   (47U) /* must be >= 31 & <= 95 */
#define	CLOCK_PLL_DIV   (1U) /* adjust to your needs */
#define	CLOCK_CORECLOCK   (((CLOCK_PLL_MUL + 1) * 1000000U) / CLOCK_PLL_DIV)

RTT configuration
#define	RTT_FREQUENCY   (32768U) /* in Hz. For changes see `rtt.c` */

Timer peripheral configuration
#define	TIMER_0_MAX_VALUE   0xffff
#define	TIMER_0_ISR   isr_tc3
#define	TIMER_1_ISR   isr_tc4
#define	TIMER_NUMOF   ARRAY_SIZE(timer_config)
static const tc32_conf_t	timer_config []

ADC Configuration
#define	ADC_PRESCALER   ADC_CTRLB_PRESCALER_DIV512
#define	ADC_NEG_INPUT   ADC_INPUTCTRL_MUXNEG_GND
#define	ADC_GAIN_FACTOR_DEFAULT   ADC_INPUTCTRL_GAIN_1X
#define	ADC_REF_DEFAULT   ADC_REFCTRL_REFSEL_INT1V
#define	ADC_NUMOF   ARRAY_SIZE(adc_channels)
static const adc_conf_chan_t	adc_channels []

PWM configuration
#define	PWM_0_EN   1
#define	PWM_1_EN   1
#define	PWM_NUMOF   ARRAY_SIZE(pwm_config)
static const pwm_conf_chan_t	pwm_chan0_config []
static const pwm_conf_chan_t	pwm_chan1_config []
static const pwm_conf_t	pwm_config []

SPI configuration
#define	SPI_NUMOF   ARRAY_SIZE(spi_config)
static const spi_conf_t	spi_config []

I2C configuration
#define	I2C_NUMOF   ARRAY_SIZE(i2c_config)
static const i2c_conf_t	i2c_config []

Random Number Generator configuration
#define	RANDOM_NUMOF   (0U)

Variable Documentation

adc_channels

const adc_conf_chan_t adc_channels[]

static

Initial value:

= {
    
    {GPIO_PIN(PA, 6), ADC_INPUTCTRL_MUXPOS_PIN6},
    {GPIO_PIN(PA, 7), ADC_INPUTCTRL_MUXPOS_PIN7},
    {GPIO_PIN(PA, 8), ADC_INPUTCTRL_MUXPOS_PIN16},
}

Definition at line 151 of file periph_conf.h.

i2c_config

const i2c_conf_t i2c_config[]

static

Initial value:

= {
    {
        .dev      = &(SERCOM3->I2CM),
        .speed    = I2C_SPEED_FAST,
        .scl_pin  = GPIO_PIN(PA, 17),
        .sda_pin  = GPIO_PIN(PA, 16),
        .mux      = GPIO_MUX_D,
        .gclk_src = SAM0_GCLK_MAIN,
        .flags    = I2C_FLAG_NONE
     }
}

Definition at line 230 of file periph_conf.h.

pwm_chan0_config

const pwm_conf_chan_t pwm_chan0_config[]

static

Initial value:

= {
    
    {GPIO_PIN(PA, 6), GPIO_MUX_E, 0},
    {GPIO_PIN(PA, 7), GPIO_MUX_E, 1},
}

Definition at line 170 of file periph_conf.h.

pwm_chan1_config

const pwm_conf_chan_t pwm_chan1_config[]

static

Initial value:

= {
    
    {GPIO_PIN(PA, 18), GPIO_MUX_F, 2},
    {GPIO_PIN(PA, 19), GPIO_MUX_F, 3},
}

Definition at line 178 of file periph_conf.h.

pwm_config

const pwm_conf_t pwm_config[]

static

Initial value:

= {
 
    {TCC_CONFIG(TCC1), pwm_chan0_config, ARRAY_SIZE(pwm_chan0_config), SAM0_GCLK_MAIN},
 
 
    {TCC_CONFIG(TCC0), pwm_chan1_config, ARRAY_SIZE(pwm_chan1_config), SAM0_GCLK_MAIN},
 
}

Definition at line 187 of file periph_conf.h.

spi_config

const spi_conf_t spi_config[]

static

Initial value:

= {
    {
        .dev      = &SERCOM4->SPI,
        .miso_pin = GPIO_PIN(PC, 19),
        .mosi_pin = GPIO_PIN(PB, 30),
        .clk_pin  = GPIO_PIN(PC, 18),
        .miso_mux = GPIO_MUX_F,
        .mosi_mux = GPIO_MUX_F,
        .clk_mux  = GPIO_MUX_F,
        .miso_pad = SPI_PAD_MISO_0,
        .mosi_pad = SPI_PAD_MOSI_2_SCK_3,
        .gclk_src = SAM0_GCLK_MAIN,
 
 
 
 
    }
}

Definition at line 204 of file periph_conf.h.

timer_config

const tc32_conf_t timer_config[]

static

Initial value:

= {
    {   
        .dev            = TC3,
        .irq            = TC3_IRQn,
        .pm_mask        = PM_APBCMASK_TC3,
        .gclk_ctrl      = GCLK_CLKCTRL_ID_TCC2_TC3,
 
        .gclk_src       = SAM0_GCLK_1MHZ,
 
 
 
        .flags          = TC_CTRLA_MODE_COUNT16,
    },
    {   
        .dev            = TC4,
        .irq            = TC4_IRQn,
        .pm_mask        = PM_APBCMASK_TC4 | PM_APBCMASK_TC5,
        .gclk_ctrl      = GCLK_CLKCTRL_ID_TC4_TC5,
 
        .gclk_src       = SAM0_GCLK_1MHZ,
 
 
 
        .flags          = TC_CTRLA_MODE_COUNT32,
    }
}

Definition at line 103 of file periph_conf.h.