periph_conf.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2015 Hamburg University of Applied Sciences
3  *
4  * This file is subject to the terms and conditions of the GNU Lesser General
5  * Public License v2.1. See the file LICENSE in the top level directory for more
6  * details.
7  */
8 
19 #ifndef PERIPH_CONF_H
20 #define PERIPH_CONF_H
21 
22 #include "periph_cpu.h"
23 #include "clk_conf.h"
24 
25 #ifdef __cplusplus
26 extern "C" {
27 #endif
28 
33 static const timer_conf_t timer_config[] = {
34  {
35  .dev = TIM5,
36  .max = 0x0000ffff,
37  .rcc_mask = RCC_APB1ENR_TIM5EN,
38  .bus = APB1,
39  .irqn = TIM5_IRQn
40  }
41 };
42 
43 #define TIMER_0_ISR (isr_tim5)
44 
45 #define TIMER_NUMOF ARRAY_SIZE(timer_config)
46 
52 static const uart_conf_t uart_config[] = {
53  {
54  .dev = USART3,
55  .rcc_mask = RCC_APB1ENR_USART3EN,
56  .rx_pin = GPIO_PIN(PORT_C, 11),
57  .tx_pin = GPIO_PIN(PORT_C, 10),
58  .rx_af = GPIO_AF7,
59  .tx_af = GPIO_AF7,
60  .bus = APB1,
61  .irqn = USART3_IRQn
62  },
63  {
64  .dev = USART1,
65  .rcc_mask = RCC_APB2ENR_USART1EN,
66  .rx_pin = GPIO_PIN(PORT_A, 10),
67  .tx_pin = GPIO_PIN(PORT_A, 9),
68  .rx_af = GPIO_AF7,
69  .tx_af = GPIO_AF7,
70  .bus = APB2,
71  .irqn = USART1_IRQn
72  }
73 };
74 
75 #define UART_0_ISR (isr_usart3)
76 #define UART_1_ISR (isr_usart1)
77 
78 #define UART_NUMOF ARRAY_SIZE(uart_config)
79 
85 static const spi_conf_t spi_config[] = {
86  {
87  .dev = SPI1,
88  .mosi_pin = GPIO_PIN(PORT_A, 7),
89  .miso_pin = GPIO_PIN(PORT_A, 6),
90  .sclk_pin = GPIO_PIN(PORT_A, 5),
91  .cs_pin = GPIO_UNDEF,
92  .mosi_af = GPIO_AF5,
93  .miso_af = GPIO_AF5,
94  .sclk_af = GPIO_AF5,
95  .cs_af = GPIO_AF5,
96  .rccmask = RCC_APB2ENR_SPI1EN,
97  .apbbus = APB2
98  },
99  {
100  .dev = SPI3,
101  .mosi_pin = GPIO_PIN(PORT_B, 5),
102  .miso_pin = GPIO_PIN(PORT_B, 4),
103  .sclk_pin = GPIO_PIN(PORT_B, 3),
104  .cs_pin = GPIO_UNDEF,
105  .mosi_af = GPIO_AF6,
106  .miso_af = GPIO_AF6,
107  .sclk_af = GPIO_AF6,
108  .cs_af = GPIO_AF6,
109  .rccmask = RCC_APB1ENR_SPI3EN,
110  .apbbus = APB1
111  }
112 };
113 
114 #define SPI_NUMOF ARRAY_SIZE(spi_config)
115 
121 static const i2c_conf_t i2c_config[] = {
122  {
123  .dev = I2C1,
124  .speed = I2C_SPEED_NORMAL,
125  .scl_pin = GPIO_PIN(PORT_B, 8),
126  .sda_pin = GPIO_PIN(PORT_B, 9),
127  .scl_af = GPIO_AF4,
128  .sda_af = GPIO_AF4,
129  .bus = APB1,
130  .rcc_mask = RCC_APB1ENR_I2C1EN,
131  .clk = CLOCK_APB1,
132  .irqn = I2C1_EV_IRQn
133  },
134  {
135  .dev = I2C2,
136  .speed = I2C_SPEED_NORMAL,
137  .scl_pin = GPIO_PIN(PORT_B, 10),
138  .sda_pin = GPIO_PIN(PORT_B, 11),
139  .scl_af = GPIO_AF4,
140  .sda_af = GPIO_AF4,
141  .bus = APB1,
142  .rcc_mask = RCC_APB1ENR_I2C2EN,
143  .clk = CLOCK_APB1,
144  .irqn = I2C2_EV_IRQn
145  }
146 };
147 
148 #define I2C_0_ISR isr_i2c1_ev
149 #define I2C_1_ISR isr_i2c2_ev
150 
151 #define I2C_NUMOF ARRAY_SIZE(i2c_config)
152 
154 #ifdef __cplusplus
155 }
156 #endif
157 
158 #endif /* PERIPH_CONF_H */
159 
GPIO_AF4
@ GPIO_AF4
use alternate function 4
Definition: periph_cpu_common.h:90
PORT_C
@ PORT_C
port C
Definition: periph_cpu.h:38
I2C_SPEED_NORMAL
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Definition: i2c.h:177
GPIO_AF5
@ GPIO_AF5
use alternate function 5
Definition: periph_cpu_common.h:91
PORT_A
@ PORT_A
port A
Definition: periph_cpu.h:36
GPIO_UNDEF
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
Definition: periph_cpu_common.h:52
uart_conf_t
UART device configuration.
Definition: periph_cpu.h:166
uart_conf_t::dev
cc2538_uart_t * dev
pointer to the used UART device
Definition: periph_cpu.h:167
timer_conf_t
Timer configuration.
Definition: periph_cpu.h:288
GPIO_AF7
@ GPIO_AF7
use alternate function 7
Definition: periph_cpu_common.h:93
GPIO_PIN
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition: periph_cpu.h:35
APB2
@ APB2
APB2 bus.
Definition: periph_cpu.h:177
GPIO_AF6
@ GPIO_AF6
use alternate function 6
Definition: periph_cpu_common.h:92
i2c_conf_t
I2C configuration options.
Definition: periph_cpu.h:128
timer_conf_t::dev
uint32_t dev
Address of timer base.
Definition: periph_cpu.h:112
PORT_B
@ PORT_B
port B
Definition: periph_cpu.h:37
spi_conf_t::dev
SPI_Type * dev
SPI device to use.
Definition: periph_cpu.h:465
spi_conf_t
SPI configuration structure type.
Definition: periph_cpu.h:273
i2c_conf_t::dev
I2C_TypeDef * dev
USART device used.
Definition: periph_cpu.h:247
APB1
@ APB1
APB1 bus.
Definition: periph_cpu.h:176